IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Adrian P. Wise Application No.: Not Yet Known 8888 Filed: HEREWITH Art Unit: 2783 (anticipated) For: **MULTISTANDARD VIDEO** Examiner: Follansbee, J. (anticipated) **DECODER AND DECOMPRESSION** § SYSTEM FOR PROCESSING § Attorney Docket No.: **ENCODED BIT STREAMS INCLUDING** § 94100414(EP)USC1X1C1D3 PDDD STORING DATA AND METHODS § RELATING THERETO §

COMMUNICATION - SUBMISSION OF FORMAL DRAWINGS

BOX PATENT APPLICATION
Assistant Commissioner of Patents
Washington DC 20231

Sir:

FILING OF CORRESPONDENCE BY EXPRESS MAIL UNDER 37 C F.R. § 1.10

EL443264385US

Express Mail Label Number

Date of Deposit

Transmitted herewith are 169 formal drawings on 124 sheets.

In the event a fee is due, the Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 04-1175.

Respectfully submitted,


DISCOVISION ASSOCIATES

Date: 1/29/01

Richard Stokey Reg. No. 40,383

DISCOVISION ASSOCIATES
INTELLECTUAL PROPERTY DEVELOPMENT
P.O. Box 19616
Irvine, California 92623
(949) 660-5006

RS:sd



F16.1




FIG. 2(A)




FIG. 2(B)








FIG. 3A-1













FIG. 6



.

n n




FIG. 8(A)





FIG. 8(B)








FIG. 9(B)








FIG. I O





-16.12










FIG. 14b









FIG. 16



H





FIG. 18







FIG.20



present to a




FIG.22




FIG.23




FIG.24

H




FIG. 25





FIG. 26

and the second s






FIG.28






FIG.29





Coded Data

Spatial
Decoder

Decoder

Decoder

Decoder

Decoder

Decoder

Decoder

Decoder

Decoder

FIG.32

or compared to




FIG.33




FIG.34






FIG.35











FIG.38










Data Transfer

Default State

FIG.4 |










WE

<u>위</u>

RAS














FIG.48












FIG.54

TIME

enable[1]

enable[0]

addr[7:0]

data[7:0]

enable[1]

enable[0]

addr[9:0]

data[7:0]

r₩

rw





FIG.55







FIG.57







FIG.59






FIG.61




FIG.62




FIG.63

This looks like an MPEG picture start




FIG.64




FIG.65








FIG.66












FIG.7 |






FIG.72





$$\begin{cases} horiz_macroblocks = \frac{horiz_pels + 15}{16} \\ vert_macroblocks = \frac{vert_pels + 15}{16} \end{cases}$$

FIG. 75

Run and Level representation of quantised coefficients Inverse Modeller





FIG.76






FIG.78

Scale factor




FIG.79









FIG.80


























FIG.9 1







FIG.92








1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96



ť

FIG.97

DATA 00 DATA 00 DATA 00 DATA 00 DATA 01	DATA 00	DATA 00 DATA 00 DATA 01 DATA 02	••
---	---------	------------------------------------	----

FIG.98

1	2	3	4	5	6	ć 7 _.	8
9	10	11	12	13	14	15	16

	59	58	59	60	61	62	63	64
į					1	·	1	

FIG.99




FIG. 100







FIG. 102

Group of pictures

TIME_CODE







Ċ

FIG. 105

DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02		DATA 00	DATA 00	DATA 00	DATA 00	DATA 01	DATA 02	••
---------	---------	---------	---------	---------	---------	--	---------	---------	---------	---------	---------	---------	----

FIG. 106




FIG. 107


data[31:0]


Data Transfer Default State Access Start FIG. 108 RAS - 39 -DRAM_addr[10:0] WE Row address timing **CAS**[3:0] ŌĒ data[31:0] Start of read <u>CAS</u>[3:0] ŌĒ data[31:0] Start of write **←** 40 **→ CAS**[3:0] ŌĒ


FIG. 109

Start of refresh

TIME














FIG. 1 13














FIG. 118








FIG. 121A

FIG. 121B




FIG. 122







FIG. 123







=




FIG. 127

-

The state of the s




FIG. 128




FIG. 129




FIG. 130




FIG. 131






FIG. 132








FIG. 135




FIG. 136




FIG. 137





FIG. 138







FIG. 140







FIG. 142

7



ć

FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151






FIG. 152

Read Cycle



Write Cycle






FIG. 155




FIG. 156




FIG. 157






FIG. 158





BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01	02	03	04	05	06	07	08	09	OA	0B
OC	OD	0E	OF	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26		28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
<u>3C</u>	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61		63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	88	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 +


00					
06					
OC	OD	0E	OF	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23


FIG. 161B

COMPONENT1 OFFSET 0x200 +


00	01	02	03	04	05
06	07	80	09	OA	0B
OC	OD	ΟE	OF	10	11
12	13				
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161C







BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG. I 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B






demonstrates (and a state of the contract of t

to the other base of the second secon

of early a set on all files of early or as a set of the bushmounts of the







FIG. 167



and the second distribution of the second se




FIG. 169